Get all your news in one place.
100's of premium titles.
One app.
Start reading
TechRadar
TechRadar
Rahim Amir

AMD's Venice is the first 2nm x86 server chip, but the stack doesn't fully ship until 2027

The AMD EPYC 9006 Datacenter CPU.
  • AMD EPYC 9006 "Venice" offers mammoth 256-core, 512-thread configuration that incorporates up to 1GB of L3 cache and PCI-E 6.0 and 16 DDR5 memory channels under the hood
  • It's the first time AMD's EPYC lineup sees high core count CPUs push past the 5GHz barrier
  • AMD is claiming a win by stating that its newest EPYC CPU offers the "most agents per watt, per dollar, per rack"

AMD's newly-announced 6th Gen EPYC 9006 "Venice" seems to be a genuine silicon milestone (the first x86 server CPU on a 2nm-class node, up to 256 cores and 512 threads) which sees the company aim to secure its position in the AI data center CPU market.

Sign up to read this article
Read news from 100's of titles, curated specifically for you.
Already a member? Sign in here
Related Stories
Top stories on inkl right now
One subscription that gives you access to news from hundreds of sites
Already a member? Sign in here
Our Picks
Fourteen days free
Download the app
One app. One membership.
100+ trusted global sources.