Get all your news in one place.
100’s of premium titles.
One app.
Start reading
TechRadar
TechRadar
Wayne Williams

SSD rival to Samsung reveals road to petabyte SSDs at major engineering conference — Kioxia wants 1000-layer NAND in 3 years and discusses HeLC, molybdenum, 100Gb/mm2 densities

A Kioxia building.

At the recent International Memory Workshop (IMW 2024) in Seoul, South Korea, Kioxia discussed the technology and challenges of increasing the storage density of 3D NAND flash memory. 

Kioxia predicts that by 2027, storage density will reach 100Gbit/mm2 with 1,000 word line stacks.

Reporting on Kioxia’s keynote, PC Watch notes that a storage density of 100Gbit/mm2 would mean a silicon die of 64 square millimeters could hold 6.4 Tbit (approximately 800 GB). A package with eight such dies would offer 6,400GB, and flash storage with four packages would provide 25.6TB. If sold as a 20TB SSD in 2028, it could cost between $250 and $350, making it competitive with 20TB HDD prices.

Using molybdenum

Kioxia’s forecast of reaching 1,000 layers by 2027 is ambitious but plausible, considering historical trends. However, forming channel holes that penetrate the stacked word lines becomes increasingly difficult as layers increase. 

Advanced etching techniques like low-temperature RIE (Reactive Ion Etching) are necessary to manage the high aspect ratio of these deep holes. Additionally, channel resistance and signal noise increase with depth, prompting a potential shift from polycrystalline to single-crystal silicon using MILC (Metal Induced Lateral Crystallization) technology. This switch could double the cell current, improving performance.

Increasing the number of word line stacks does not necessarily improve storage density due to the “staircase” area used for vertical electrodes. Innovations like combining vertical electrodes and switching from TLC (3 bits/cell) to QLC (4 bits/cell) can boost storage density. Density can also be greatly increased by promoting multilevel processing such as PLC (5 bits/cell), HLC (6 bits/cell), and HeLC (8 bits/cell).

Increasing word line stacks raises delay times due to resistance and capacitance. Reducing stacking pitch and changing the word line metal material from tungsten to molybdenum may mitigate these issues.

While the storage density of 3D NAND flash memory has historically improved steadily, Kioxia, and rivals like Samsung, are very aware that future advancements will require new technologies and innovations to maintain this pace and hit the dream goal of petabyte SSDs.

More from TechRadar Pro

Sign up to read this article
Read news from 100’s of titles, curated specifically for you.
Already a member? Sign in here
Related Stories
Top stories on inkl right now
Our Picks
Fourteen days free
Download the app
One app. One membership.
100+ trusted global sources.